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Abstract 
Division algorithms are less often used unlike other arithmetic operations. But it cannot be avoided in some systems to achieve 
some functionality. The division of complex numbers has got applications in fields like telecommunication, microwave systems, 
signal processing, GPS etc.  This work proposes an area-efficient method for complex divider implementation on FPGA. The 
operands are represented in single precision floating point (IEEE754) format. A novel method called module reuse technique is 
used for reducing the device utilization on FPGA. The proposed design is analyzed using the simulation and implementation 
results on Xilinx Artix-7 and Virtex-5 FPGA families. 
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1. Introduction 
In comparison with arithmetic operations like addition, subtraction and multiplication, division arithmetic is 
hardly used. This is because of the inherent complexity of a divider module. The size of the divider module is more 
and it takes more time for completion unlike other arithmetic operations. Because of this, most of the architectures 
avoid the use of a divider module. But some systems require a divider module in order to achieve the required 
functionality. Therefore, the design of a divider has to be given enough importance to meet the performance 
requirements of the system.   
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 A complex divider is a module which takes two complex numbers as its numerator and denominator inputs 
and produces another complex number at its quotient output. A complex number is a number which consists of a real 
part and an imaginary part. Complex number division has got many applications in fields like signal processing, 
telecommunication, control theory, microwave systems etc.  A complex divider that can be used in FPGA based 
systems which uses single precision floating point representation is proposed in this paper. FPGAs helps in solving 
different issues associated with reliability and process availability due to its reconfiguration capability. A module 
reuse technique is used to reduce the total size of the divider at the cost of increased quotient computation time and 
extra control signals.   
 This paper is organized as in five sections. Section II discusses the previous works related to division 
algorithms and complex number arithmetic. The proposed single precision floating point divider design and the 
method of module reuse is discussed in section III. The simulation results and the implementation details are given 
in section IV. Section V concludes the work along with the scope of the future work. 
2. Previous Works 
[1] proposed an algorithm which yields the complex quotient of  a+ib divided by c+id, which avoids arithmetic 
overflow or underflow. It was modified to make it more robust in the presence of underflows [2]. The algorithm 
works for virtually all problems in which the numerator, denominator, and quotient are representable as normalized 
floating point numbers returning an almost accurate answer.  
SRT division is a division algorithm which is simple. This widely implemented algorithm uses digit recurrence 
method. Subtraction is used as the fundamental operator and it retires a fixed number of quotient bits in each 
iteration. In [3], the effects of divider architectures and circuit families on performance and area are analyzed for 
radix-2 and radix-4 SRT dividers. [4] verified the correctness of SRT division circuit similar to one in the Intel 
Pentium Processor.  
The technique used for high radix complex division proposed by [5] based on operand prescaling and digit 
recurrence, which made the selection of quotient digits simple and led to a simple hardware implementation, and 
allowed correct rounding of complex quotient.  [6] described the original version of SRT division as a dynamical 
system.  
A fixed-point implementation of a robust complex valued divider architecture is presented in [7]. The technique 
proposed in [5] had later been implemented on FPGAs with different radices [8] and [9]. Based on the same 
algorithm, [10] presented a radix-16 combined complex divider/square root module. The implementation and 
analysis of interval radix-2 SRT division in double precision is presented in [11]. A slightly modified radix-4 SRT 
division considering the reliability and performance metrics objectives is presented in [12].  
3. Proposed Design 
3.1. Complex Divider using Look Up Table Approach 
The complex division module proposed for floating point contains different modules as shown in the Fig.1. The 
modules are the multiplier module, normalization module, exception handler, exponent calculator, quotient selection 
look up table and final quotient computation module.  
 
i) Multiplication module and Denominator calculator 
This module is used to multiply the complex conjugate of the denominator with both numerator and denominator. 
The module produces three outputs which are numerator for the real part, numerator for the imaginary part, 
denominator common for both parts, all of which are real numbers. For two complex numbers with ݕ=ܽ+ܾ݅ and 
ݖ=ܿ+݅݀, 
௔ା௜௕௖ା௜ௗ ൌ
ሺ௔ା௜௕ሻሺ௖ି௜ௗሻ
ሺ௖ା௜ௗሻሺ௖ି௜ௗሻ ൌ
௫௥௘௔௟
஽ ൅ ݅
௫௜௠௔௚
஽                                                        (1) 
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where ܦ ൌ ܿଶ ൅ ݀ଶ and ݔݎ݈݁ܽ and ݔ݅݉ܽ݃ are calculated using the Golub’s method of multiplication as described 
below. Golub’s multiplier uses a more efficient but indirect approach. For two complex numbers, ݕ=ܽ+ܾ݅ and 
ݖ=ܿ+݅݀, 
                                                          ݔ ൌ ݕ ൈ ݖ ൌ ሺݐʹ െ ݐ͵ሻ ൅ ݅ሺݐͳ െ ݐʹ െ ݐ͵ሻ                                                       (2) 
ݔݎ݈݁ܽ ൌ ݐʹ െ ݐ͵ 
ݔ݅݉ܽ݃ ൌ ݐͳ െ ݐʹ െ ݐ͵ 
ݐͳ ൌ ሺܽ ൅ ܾሻ ൈ ሺܿ ൅ ݀ሻǡ ݐʹ ൌ ܽ ൈ ܿǡ ݐ͵ ൌ ܾ ൈ ݀ 
 
Fig. 1. Proposed Single Precision Floating Point complex Divider. 
This approach requires three real multiplications and five additions, instead of four real multiplications and two 
additions required in the case of direct multiplication. This is more area efficient because multiplication requires 
more area than addition. A floating point adder and a multiplier are used for the respective addition and 
multiplication operations. 
 
ii)Normalization module 
The normalization of the ݔݎ݈݁ܽǡ ݔ݅݉ܽ݃ and ܦ  to ܰݎ݈݁ܽǡ ܰ݅݉ܽ݃  and ܰ݀݁݊݋  is done such that 
ͳ ൑ ܰݎ݈݁ܽǡ ܰ݅݉ܽ݃ܰ݀݁݊݋ ൑ ʹ. After normalization, the actual division operation is done in real and imaginary 
modules separately. 
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iii) Exception Handler 
This module handles the exceptions which the floating point division unit cannot handle. Such situation arises 
when the numerator of the real part, numerator of the imaginary part or the denominator is 0. The signals ݎ̴݈݁ܽݖ݁ݎ݋ǡ 
̴݅݉ܽ݃ݖ݁ݎ݋ and infinity will turn high respectively for 0 values of݊ݑ̴݉ݎ݈݁ܽǡ ݊ݑ̴݉݅݉ܽ݃, and ݀݁݊݋݉Ǥ

iv) Quotient Computation  
The quotient computation module has an xor gate, exponent calculator and a quotient selection look up table. The 
xor gate directly calculates the sign bit of the quotient taking the sign bits of numerator and denominator as its 
inputs. The exponent calculator calculates the exponent for the quotient based on the equation 
݁௤௨௢ ൌ ݁௡௨௠ െ ݁ௗ௘௡௢ ൅ ͳʹ͹                                                                 (3) 
The output of this module will be given to the final quotient computation module. The bits of normalized 
dividend and the divisor is given as the inputs to the quotient selection look up table. There is a trade-off between 
the size of the look up table and the accuracy of the final quotient. 
 
v) Final Quotient Computation Module 
This module takes the outputs of the first quotient computation module. The calculated exponent value is 
multiplied with the output of the look up table. The sign bit is simply the bit, computed using the xor gate, which 
takes the sign bits of the dividend and the divisor as its input. 
3.2. Complex Divider using Look Up Table Approach.  
 
 
Fig. 2. Modified Complex divider with Module Reuse. 
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The floating point division units in the real part and the imaginary part of the complex division architecture are 
redundant modules. The concept of time redundancy is used to eliminate the use of one of the floating point division 
units in order to reduce the overall area of the complex division module. This is as shown in Fig. 2. But this 
reduction in area comes at the cost of increase in the total time required to compute the final result. Also, registers 
are required to hold the real part of the quotient while the computation of the imaginary part of the quotient goes on, 
and vice versa. 
Since floating point division unit is the one which takes the major portion of the total area, the reduction in the 
total area is considerable. The area taken by the multiplexers and demultiplexers required to switch between the 
division operation on real and imaginary parts is very small in comparison with the area of one floating point 
division unit. 
4. FPGA Implementation and Simulation Results 
4.1. FPGA Implementation 
To understand the effectiveness of the proposed complex division architecture, the design is implemented on 
Xilinx Artix-7 and Virtex-5 FPGA families. The FPGA implementations are done using ISE version 14.5 and 
synthesized for Artix-7 xc7a100t-2csg324 and Virtex-5 xc5vlx110t-2ff1136 devices.  
Through this analysis, the performance and implementation metrics of the complex divider for two different 
FPGAs can be observed with Verilog as the design entry. The design style used is the structural modelling. Golub’s 
multiplier, denominator calculator, floating point divider, normalization unit, exception handler multiplexers and 
demultiplexers are implemented individually. These units are port mapped at the higher level. Among these, Golub’s 
multiplier, denominator calculator, floating point divider modules have floating point adders and binary adders 
hierarchically called inside them. 
Table 1 shows the comparison of the FPGA implementation result on the families Artix-7 and Virtex-5. Artix-7 
and Virtex-5 are high end devices. In Artix-7 device xc7a100t-2csg324, out of 63400 slice LUTs, 6600 LUTs 
(10%)is used in both the original architecture and 6119 LUTs (9%) is used in the modified architecture. The 
reduction in area in the modified architecture is 7.28%. The Virtex-5 device xc5vlx110t-2ff1136 has 69120 slice 
LUTs. Out of these, 6962 LUTs(10%)is used for the original architecture whereas the architecture with module 
reuse uses 6195 (8%). The area reduction is 11.01%. Fig. 3 shows the comparison of device utilization in different 
FPGA families.  
 
 
 
 
Fig. 3. Comparison of Device Utilization in different FPGA families. 
5500
6000
6500
7000
7500
Artix-7 Virtex-5
N
o.
 o
f s
lic
e 
LU
Ts
 
FPGA  Family 
Device Utilization 
Original Arch.
Arch. With
Module Reuse
1125 Anila Ann Varghese et al. /  Procedia Technology  24 ( 2016 )  1120 – 1126 
 
Table 1. Comparison of FPGA implementation result on different families 
Device 
Utilization 
Summary 
Artix-7 
XC7A100T-2CSG324 
Virtex-5 
XC5VLX110T-2FF1136 
Original 
Architecture 
Architecture 
with Module 
Reuse 
Original 
Architecture 
Architecture 
with Module 
Reuse 
Total Slice LUTs 63400 69120 
No. of Slice 
LUTs 
6600 (10%) 6119 (9%) 6962 (10%) 6195(8%) 
Reduction in 
Area with 
Module Reuse 
7.28% 11.01% 
4.2. Simulation Results 
Behavioral simulation is done prior to FPGA implementation to check the functionality of the circuit. After the 
different phases of implementation, namely, translate, map, and place & route, post route simulation is done to 
observe the exact performance the architecture. The post-route simulation is the closest emulation to actually 
downloading a design to a device. It is done in order to check if the design meets the actual timing requirements as 
expected or not. Fig. 4 shows the post-route simulation of the floating point complex divider without fault detection. 
To perform floating point division of ʹ ൅ ͳ݅ divided by ͳ ൅ ʹ݅ǡ ܽǡ ܾǡ ܿ and ݀are given the single precision floating 
point representation ofʹǡͳǡͳ and ʹ as the inputs, respectively. The select lines of mux and demux are switched from 
low to high once ܳݎ݁ܽl is obtained. The computation of ܳ݅݉ܽ݃ is done thereafter. After the completion of the 
operation, ܳݎ݈݁ܽ  and ܳ݅݉ܽ݃  show the floating point representation of ͲǤͷ and െͲǤͷ, respectively. Thus for the 
operation ʹ ൅ ͳ݅ divided by ͳ ൅ ʹ݅, the quotient is obtained as ͲǤͷ െ ͲǤͷ݅. The signals ݎ̴݈݁ܽݖ݁ݎ݋ǡ ̴݅݉ܽ݃ݖ݁ݎ݋ and 
݂݅݊݅݊݅ݐݕ remain low since numerator of real part, numerator of imaginary part and denominator are not 0s. 
 
 
 
 
Fig. 4. Post-route simulation for 2+1i divided by 1+2i.  
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5. Conclusion 
An IEEE754 complex divider is implemented on Artix-7 and Virtex-5 FPGA families using the look up table 
approach. The architecture is made area-efficient by a novel technique called module reuse. A comparison of the 
original architecture and the modified architecture using module reuse is done on both families. Virtex-5 board has 
slightly high device utilization compared to the Artix-7 family in both cases. The results show that there is a 
significant reduction in the device utilization at the cost of increased computational time when the module reuse 
technique is used. Reducing the computational time without further increase in area can be considered as the future 
scope of this work. Also, a fault-tolerant complex divider can also be designed with slight modifications in the 
original architecture. 
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